PAX: A Datapath-Scalable Minimalist Cryptographic Processor For Mobile Environments
نویسندگان
چکیده
We describe a datapath-scalable, minimalist cryptographic processor, called PAX, for mobile environments where the communication with the outside world is done on wireless connections. PAX is designed to fully utilize the high data rates of the newest and developing wireless technologies. Today, these rates exceed 2 Mbps for cellular/PCS connections, and 50 Mbps for WLAN connections. Future rates are expected to be about 20 Mbps and 100 Mbps for cellular/PCS and WLAN respectively. In designing PAX, we first select a cipher suite that is suitable for mobile environments. This provides all basic security functions such as confidentiality, data integrity, user authentication, and digital signatures. We then define the PAX instruction set, which contains few new instructions that provide huge speedups for key sections of the algorithms in our cipher suite. We compute the processor speeds required for secure communications at data rates that can be supported by the newest and developing wireless technologies. For bulk encryption and hashing, a 7 MHz 32-bit single-issue PAX processor is sufficient to match the 2.4 Mbps data rate of future 3G cellular networks. To match the 54 Mbps data rate of the IEEE 802.11a/g WLAN connections, the clock rate needs to be 150 MHz. Both figures are significantly under the 400 MHz rate used by the processors in today’s mobile information appliances such as PDAs. Datapath scalability refers to the feature that the same instruction set can be implemented in processors with different word sizes. This feature, first introduced in the PLX multimedia instruction set, provides extra flexibility in balancing the performance and cost of a system. We test the usefulness of datapath scalability by varying the word size from 32 bits to 64 bits to 128 bits. For public-key cryptography and bulk encryption, datapath scalability provides 10× to 20× additional speedup.
منابع مشابه
VLSI Algorithms, Architectures, and Implementation of a Versatile GF(2m) Processor
ÐWith the explosive growth of electronic commerce, dedicated cryptographic processors are becoming essential since general-purpose processors cannot provide the performance and functionality direly needed. This paper proposes an architecture for a versatile Galois field GF(P m) processor for cryptographic applications. This processor uses both canonical and triangular bases for field elements r...
متن کاملCCproc: An Efficient Cryptographic Coprocessor
In this paper we introduce CCproc, a symmetric-key cryptographic (co)processor with a custom instruction set optimized for cryptographic applications. We study ten popular crypto algorithms, and provide custom solutions for them, while we also offer general support for future encryption algorithms. We design a custom but simple datapath able to execute the proposed instruction set and analyze i...
متن کاملA Cryptographic Processor for Low-Resource Devices: Canning ECDSA and AES Like Sardines
The Elliptic Curve Digital Signature Algorithm (ECDSA) and the Advanced Encryption Standard (AES) are two of the most popular cryptographic algorithms used worldwide. In this paper, we present a hardware implementation of a low-resource cryptographic processor that provides both digital signature generation using ECDSA and encryption/decryption services using AES. The implementation of ECDSA is...
متن کاملEnhancing an Embedded Processor Core with a Cryptographic Unit for Performance and Security
We present a set of low-cost architectural enhancements to accelerate the execution of certain arithmetic operations common in cryptographic applications on an extensible embedded processor core. The proposed enhancements are generic in the sense that they can be beneficially applied in almost any RISC processor. We implemented the enhancements in form of a cryptographic unit (CU) that offers t...
متن کاملA Co-Design Framework with OpenCL Support for Low-Energy Wide SIMD Processor
Energy efficiency is one of the most important metrics in embedded processor design. The use of wide SIMD architecture is a promising approach to build energyefficient high performance embedded processors. In this paper, we propose a design framework for a configurable wide SIMD architecture that utilizes an explicit datapath to achieve high energy efficiency. The framework is able to generate ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003